

Please type a plus sign (+) inside this box

PTO/SB/08A (10-96)

Approved for use through 10/31/99. OMB 0651-0031  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

**Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.**

Substitute for form 1449A/PTO				<i>Compl t if Known</i>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> <i>(use as many sheets as necessary)</i>				Application Number	PRO
				Filing Date	2013-01-15
				First Named Inventor	Cavanaugh
				Group Art Unit	3630
				Examiner Name	U.S. Patent and Trademark Office
				Attorney Docket Number	62061.0105
Sheet	1	of	3		2013-01-15



## **U.S. PATENT DOCUMENTS**

## **FOREIGN PATENT DOCUMENTS**

Examiner Signature	<i>Anne L. Sauer</i>	Date Considered	9/16/03
-----------------------	----------------------	--------------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231.  
**DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS.** SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box +

PTO/SB/08B (10-96)  
Approved for use through 10/31/99. OMB 0651-0031  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet

2

of

3

Complete if Known

Application Number

Filing Date

First Named Inventor

Cavanaugh

Group Art Unit

Examiner Name

Attorney Docket Number

62061.0105

ICP21.U.S.P.T.O.  
11/10/00

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS		
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
AHD		PARK, et al., Evaluation of Scheduling Techniques on a SPARC-Based VLIW Testbed, Proceedings of the 30th Annual International Symposium on Microarchitecture, Dec. 1997
AHD		MORENO, et al., Simulation/evaluation environment for a VLIW processor architecture, IBM Journal of Research and Development, Vol. 41, No. 3 Received August 8, 1996; accepted for publication March 18, 1997
AHD		LICHENSTEIN, et al., Model Based Test Generation for Processor Design Verification", Sixth Innovative Applications of Artificial Intelligence Conference, August 1994.
AHD		LICHENSTEIN, et al., Test Program Generation for Functional Verification of PowerPC processors in IBM, IEEE/ACM 32 <sup>nd</sup> Design Automation Conference, June 1995
AHD		AHARON, et al., Verification of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generator, published in IBM Systems Journal, Vol. 30, No. 4, 1991
AHD		CASAUBIEILH, et al., Functional verification methodology of Chameleon processor, presented at the 33rd Annual ACM IEEE Design Automation Conference, June 3 - 7, 1996
AHD		BELLON, et al., Automatic Generation of Microprocessor Test Programs, presented at ACM IEEE Nineteenth Design Automation Conference Proceedings, June, 1982
AHD		ANDERSON, Logical Verification of the NVAX CPU Chip Design, Digital Technical Journal of Digital Equipment Corporation, Vol. 4 No. 3, Summer 1992
AHD		CHANDRA, et al., Constraint Solving for Test Case Generation - A Technique for High Level Design Verification, published in: International Conference on Computer Design: VLSI in Computers and Processors, Proceedings. Los Alamitos, IEEE Computer Society Press, 1992
AHD		LOGAN, et al., Directions in Multiprocessor Verification, presented at the 14th Annual IEEE International Phoenix Conference on Computers and Communications, March, 1995
AHD		RAGHAVAN, et al., Multiprocessor System Verification Through Behavioral Modeling and Simulation, presented at the 14th Annual IEEE International Phoenix Conference on Computers and Communications, March, 1995

Examiner  
Signature

Anne L. D'Amato

Date  
Considered

2/16/03

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box.

+

PTO/SB/08B (10-96)

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
Section of Information unless it contains a valid OMB control number.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		<b>Complete if Known</b>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> <i>(use as many sheets as necessary)</i>		Application Number	
		Filing Date	
		First Named Inventor	Cavanaugh
		Group Art Unit	
		Examiner Name	
		Attorney Docket Number	62061.0105
Sheet	3	of	3



#### **OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No. 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T2
<i>AYA</i>		SAHA, et al., A Simulation-Based Approach to Architectural Verification of Multiprocessor Systems, presented at the 14th Annual IEEE International Phoenix Conference on Computers and Communications, March, 1995	

Examiner Signature	<i>Mac L. Duran</i>	Date Considered	9/16/03
--------------------	---------------------	-----------------	---------

**\*EXAMINER:** Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231.  
**DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.